















4







EEL3701 RAM connected to µP • What are the consequences of these choices? >Choice 1: CS=A2; A1=A1; A0=A0 - When the mP issues address 000; the RAM does not respond since CS=A2=0; similarly for addresses 001, 010, 011 - For address 100 the mP reads \$54, for 101 the mP reads \$F7, for 110 the mP reads \$39, for 111 the mP reads \$B8 - The 4-byte RAM starts at address 100 Choice 1 Address Choice 2 Choice 3 Choice 4 000 None None None \$54 001 None None \$54 \$F7 \$54 None \$39 010 None 011 None \$F7 \$F7 **\$B8** 100 \$54 None None None \$39 101 \$F7 None None \$39 \$39 1 1 0 None None 111 **\$B**8 **\$B**8 **\$F8** None 12

















EEL3701 Read Only Memory (ROM) • It is "**non-volatile**" (no power required to hold the information). • **ROM** (masked ROM) is manufactured with its content already supplied and is, therefore, "non- reversible." • **PROM** is "programmable" ROM, like PLA's & PAL's you "blow" fuses to program it. It retains data even after power is disconnected. • **EPROM** (Erasable/Programmable ROM) is programmed with higher voltage pulses and is erasable by exposing the chip to ultraviolet light. (erase time: $5 \sim 15$ minutes is typical); ex: 2764 (8kx8), 2708 (1kx8) • **EEPROM** (Electrically Erasable/Programmable ROM) is electrically alterable via higher voltage pulses. Typical erase times are 1 ms per row (or bank) or per item. ex: 2864 (8kx8) • **FLASH** EEPROM is electrically alterable. Newer than regular EEPROM. ex: 28F256 (32kx8) • See http://mil.ufl.edu/3701/docs/umbc 8086 memory1.html ty of Florida, EEL 3701 – File 10 20





EEL3701							
Example EEPROM Operation							
2864: 8k × 8 EEPROM							
2864 EEPROM			Operation	СЕ	OE	WE	D ₇₋₀
13.		28 VCC 27 WE 26 NC 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 J/OT 18 J/O6 17 I/OS 16 J/O3	Read	L	L	Н	Out
\rightarrow A ₁₂₋₀			Write	L	Н	L	In
$\leftarrow D_{7-0}$	A5 🗌 5 A4 🗌 6		Standby/Write Inhibit	Н	-	-	High Z
–––– o CE	A3 🗖 7 A2 🗖 8		Write Inhibit	-	-	Н	
O OE	A1 9 A0 10 I/O0 11 I/O1 12 I/O2 13 GND 14		Write Inhibit	-	L	-	
— • WE			Output Disable	-	Н	-	High Z
$+\overline{5V}^{Vcc}$			Chip Erase	L	12V	L	High Z
• $I/O7-0 = D_{7-0} = Data Bus$ • $A12-0 = A_{12-0} = Address Bus$ • $NC = No Connection$							
University of Florida, EEL 3701 – File 1 © Drs. Schwartz & Arroyo	16	See	Software/Docs:	"2864 <i>"</i>	1	ų	23



